

**PATENT**

**IN THE UNITED STATES PATENT AND TRADEMARK OFFICE**

Serial No. : 10/750,064 Confirmation No.: 9115  
Applicants : Maltsev et al.  
Filed : December 30, 2003  
TC/A.U. : 2611  
Examiner : Burd, Kevin Michael  
  
Title : Adaptive Channel Equalizer for Wireless System  
  
Docket No. : 1020.P16742  
Customer No. : 57035

Commissioner for Patents  
P.O. Box 1450  
Alexandria, VA 22313-1450


**DECLARATION UNDER 37 C.F.R. §1.131**

1. I, the undersigned, am an inventor for the Patent Application (hereinafter "the Application") identified above.
2. The subject matter of the Application was conceived prior to November 4, 2003, as evidenced by the "Intel Invention Disclosure 30545" dated February 28, 2003, which is attached hereto as Exhibit A.
3. I have reviewed the subject matter of currently pending claims 1-6, 10-16, and 18. The "Intel Invention Disclosure 30545" fully supports the subject matter of claims 1-6, 10-16, and 18 of the Application.
4. My employer approved the preparation and filing of the Application directed to the subject matter described in the "Intel Invention Disclosure 30545."

5. On December 15, 2003 I reviewed the final draft and authorized the filing of the Application.

6. The Application was filed in the United States Patent Office on December 30, 2003, constructively reducing the invention to practice.


7. I hereby declare that all declarations made herein of my own knowledge are true, and that all statements made on information and belief are believed to be true; and further that these statements were made with the knowledge that willful false statements and the like so made are punishable by fine or imprisonment, or both, under Section 1001 of Title 18 of the United States Code, and that such willful false statements may jeopardize the validity of the application or any patent issued thereon.

  
\_\_\_\_\_  
Alexander A. Maltsev

28<sup>th</sup> August, 2008  
\_\_\_\_\_  
Date

\_\_\_\_\_  
Ali S. Sadri

\_\_\_\_\_  
Date

  
\_\_\_\_\_  
Andrey V. Pudov

28<sup>th</sup> of August, 2008  
\_\_\_\_\_  
Date

\_\_\_\_\_  
Alexey E. Rubtsov

\_\_\_\_\_  
Date

5. On December 15, 2003, I reviewed the final draft and authorized the filing of the Application.

6. The Application was filed in the United States Patent Office on December 30, 2003, constructively reducing the invention to practice.

7. I hereby declare that all declarations made herein of my own knowledge are true, and that all statements made on information and belief are believed to be true; and further that these statements were made with the knowledge that willful false statements and the like so made are punishable by fine or imprisonment, or both, under Section 1001 of Title 18 of the United States Code, and that such willful false statements may jeopardize the validity of the application or any patent issued thereon.

\_\_\_\_\_  
Alexander A. Maltsev

\_\_\_\_\_  
Date



\_\_\_\_\_  
Ali S. Sadri

\_\_\_\_\_  
September 3, 2008

\_\_\_\_\_  
Date

\_\_\_\_\_  
Andrey V. Pudeyev

\_\_\_\_\_  
Date

\_\_\_\_\_  
Alexey E. Rubtsov

\_\_\_\_\_  
Date

5. On December 15, 2003 I reviewed the final draft and authorized the filing of the Application.

6. The Application was filed in the United States Patent Office on December 30, 2003, constructively reducing the invention to practice.

7. I hereby declare that all declarations made herein of my own knowledge are true, and that all statements made on information and belief are believed to be true; and further that these statements were made with the knowledge that willful false statements and the like so made are punishable by fine or imprisonment, or both, under Section 1001 of Title 18 of the United States Code, and that such willful false statements may jeopardize the validity of the application or any patent issued thereon.

\_\_\_\_\_  
Alexander A. Maltsev


\_\_\_\_\_  
Date

\_\_\_\_\_  
Ali S. Sadri

\_\_\_\_\_  
Date

\_\_\_\_\_  
Andrey V. Pudseyev

\_\_\_\_\_  
Date

  
\_\_\_\_\_  
Alexey E. Rubtsov

5 September 2008  
Date

# **EXHIBIT A**

**INTEL INVENTION DISCLOSURE**  
**ATTORNEY-CLIENT PRIVILEGED COMMUNICATION**  
located at <http://legal.intel.com/patent/index.htm>

**30545**

DATE: 02/28/03

**WIRELESS/CTG/CITL/WTB**

It is important to provide accurate and detailed information on this form. The information will be used to evaluate your invention for possible filing as a patent application. **Invention Disclosure forms MUST be sent electronically via email to your manager/supervisor who should then forward with their approval to our email account "invention disclosure submission."** If you have any questions, please call 8-264-0444.

Last Name: Maltsev		First Name: Alexander		M.I. A.	
Intel Phone Number: (8312) 2936		Intel Fax Number:		Mailstop: TGV	
E-mail address: <a href="mailto:alexanderx.maltsev@intel.com">alexanderx.maltsev@intel.com</a>				WWID: 10997956	
Citizenship: Russian Federation		Are you a contractor?		Yes:	No: X
Home Address: Verhne-Pecherskaya str., 1-7					
City: Nizhny Novgorod		State:	Zip: 603163	Country: Russian Federation	
Corporate Level Group: ICG		Division: WNG		Subdivision: INNL	
Supervisor:		WWID:	M/S:	Phone #:	

Last Name: Sadri		First Name: Ali		M.I. S.	
Intel Phone Number:		Intel Fax Number:		Mailstop: 10666626	
E-mail address: <a href="mailto:ali.s.sadri@intel.com">ali.s.sadri@intel.com</a>				WWID: 10666626	
Citizenship: USA		Are you a contractor?		Yes:	No: X
Home Address: 11835 CARMEL MOUNTAIN RD, SUITE 1304-360; SAN DIEGO, CA 92128					
City:		State:	Zip:	Country:	
Corporate Level Group: ICG		Division: WNG		Subdivision: WND	
Supervisor:		WWID:	M/S:	Phone #:	

Last Name: Pudseyev		First Name: Andrey		M.I. V.	
Intel Phone Number: (8312) 2957		Intel Fax Number:		Mailstop: TGV	
E-mail address: <a href="mailto:andrey.pudseyev@intel.com">andrey.pudseyev@intel.com</a>				WWID: 10998593	
Citizenship: Russian Federation		Are you a contractor?		Yes:	No: X
Home Address: Polyanskaya str., 15/2					
City: Nizhny Novgorod		State:	Zip: 603038	Country: Russian Federation	
Corporate Level Group: ICG		Division: WNG		Subdivision: INNL	
Supervisor:		WWID:	M/S:	Phone #:	

Last Name: Rubtsov		First Name: Alexey		M.I. E	
Intel Phone Number: 8-312-2947		Intel Fax Number:		Mailstop: TGV	
E-mail address: <a href="mailto:alexey.rubtsov@intel.com">alexey.rubtsov@intel.com</a>				WWID: 10998594	
Citizenship: Russia		Are you a contractor?		Yes:	No: X
Home Address: Ignatovs Br. Str., 1/1 - 39					
City: Nizhny Novgorod		State:	Zip: 603081	Country: Russia	
Corporate Level Group: ICG		Division: WNG		Subdivision: INNL	
Supervisor:		WWID:	M/S:	Phone #:	

**(PROVIDE SAME INFORMATION AS ABOVE FOR EACH ADDITIONAL INVENTOR)**

2. Title of Invention:  
Adaptive channel equalizer with decision directed feedback

3. What technology/product/process (code name) does your invention relate to (be specific if you can)  
OFDM – orthogonal frequency division multiplexing, IEEE 802.11a

4. Include several key words to describe the technology area of the invention in addition to # 3 above:  
OFDM systems, equalizer, channel tracking, amplitude and phase compensation

5. Stage of development (i.e. % complete, simulations done, test chips if any, etc.):  
Simulations done

6a. Has a description of your invention been (or planned to be) published outside of Intel:

**YES**

If YES, was the manuscript submitted for pre-publication approval through the Author Incentive Program:

**NO**

If YES, please identify the publication and the date published:

6b. Has your invention been used/sold or planned to be used/sold by Intel or others?

**NO**

If YES, date it was sold or will be sold:

6c. Does this invention relate to technology that is or will be covered by a SIG (special interest group)/standard or specification?

**NO**

If YES, name of SIG/standard/specification:

6d. If the invention is embodied in a semiconductor device, actual or anticipated date of tapeout?

6e. If the invention is software, actual or anticipated date of any beta tests outside Intel:

7. Was the invention conceived or constructed in collaboration with anyone other than an Intel blue badge employee or in performance of a project involving entities other than Intel (e.g. government, other companies, universities or consortia)? NO: ☒ If YES, name of individual or entity:

8. Is this invention related to any other invention disclosure that you have recently submitted? If so, please give the title and inventors:

**"ADAPTIVE CHANNEL ESTIMATION FOR ORTHOGONAL FREQUENCY DIVISION MULTIPLEXING SYSTEMS OR THE LIKE"**  
by Alexander A. Maltsev, Andrey V. Pudeyev, Ali S. Sadri

**PLEASE READ AND FOLLOW THE DIRECTIONS ON  
HOW TO WRITE A DESCRIPTION OF YOUR INVENTION**

**Try to limit your description to 2-3 pages  
Do NOT attach a presentation, white paper, or specification  
ANSWER ALL OF THE QUESTIONS BELOW**

**Please provide a description of the invention and include the following information:**

**1. Describe in detail what the components of the invention are and how the invention works.**

This invention proposes a novel adaptive equalization scheme with decision directed feedback for OFDM system. The purpose of this scheme is to compensate time-variant fluctuation of the frequency-selective channel caused by Doppler effect. The proposed scheme, in addition to the conventional scheme that averages and updates estimated channel coefficient on each subcarrier [1], averages channel coefficients of adjacent subcarriers, exploiting a smoothing window. This additional smoothing in frequency domain improves accuracy of channel equalization.

Proposed scheme is a part of the OFDM receiver and used for channel tracking and signal equalization. It consists of three additional to usual OFDM system blocks. Fig.1 shows the proposed scheme, incorporated in digital part of usual OFDM receiver.

Block 1 is a channel estimator. It uses special training symbols to obtain channel transfer function estimate (in frequency domain). In one embodiment channel estimator can exploit least square (LS) algorithm with smoothing of the obtained channel estimates in frequency domain. Smoothing window length may be fixed or chosen adaptively on the basis of channel length estimate [3]. The output of block 1 – Least Square Channel Estimator is the initial state of the proposed channel-tracking scheme.

Block 2 – averaging circuit is a core of the proposed adaptive channel equalizer. It takes LS channel estimate as initial state and updates the channel equalizer coefficients by using information from block 3 – channel correction device. Averaging circuit provides averaging channel coefficients from block 3 on the several OFDM symbols in time domain. In addition, it makes smoothing in frequency domain (through the subcarriers) in the same way as at the LS with smoothing channel estimator.

Block 3 - channel correction device is used to obtain channel estimate from only one OFDM symbol, by division received non-equalized OFDM symbol on the corresponded correct symbol. In one embodiment, to obtain correct symbol we use feedback symbol from the Demapper block of OFDM system. In another embodiment, it is possible to take feedback signal from the decoder, but it makes system more complex.

Block 4 is usual mapper (BPSK, QPSK 16-QAM, 64-QAM, etc).

Block 5 is standard interleaver for OFDM systems.

Block 6 is decoder for convolutional coder, used in OFDM system. It may be hard decision or soft decision decoder.

Blocks 4-6 may not be a special part of the proposed device, but can be embedded in the transmitter part on the OFDM transceiver, and used in our scheme in the receiving stage, when all transmitter devices is inactive.

The scheme is work as follows:

The received signal is fed into FFT, which recovers the data subcarriers. Then, to eliminate the effect of multipath fading, OFDM symbol is divided by the equalizer coefficients. These coefficients are equal to the channel estimates for first  $N$  OFDM symbols. For the next  $N$  symbols equalizer coefficients are equal to averaged channel estimates from block 3. We use “ $N$ -size block averaging” instead of “moving average”. It allows to store in memory only  $N_{FFT}$  (size of FFT) variables in comparison with  $N * N_{FFT}$  in the case of “moving average”. At the next cycle, we use average over previous  $N$  channel estimates from block 3 to equalize next  $N$  symbols and so on. Value of  $N$  (block size) can be determined on the basis of a priori information about channel coherence time.

To evaluate performance of the proposed scheme, we have embedded it into the OFDM 802.11a transceiver pipeline model. For simulation we have used Jakes channel model with Doppler spread (see [2]). Parameters of this model are shown at Table 1.

Channel Model	Jakes, [2]
Delay spread	50 ns, Rayleigh
Doppler spread	50 Hz, Flat
Number of reflectors	9

**Table 1. Jakes channel model parameters.**

We use 16-QAM modulation with hard decision decoder (rate 3/4). Packet length was 4000 bytes (about 450 symbols)- about 2 ms duration.

It can be seen, that exploiting of the proposed scheme with smoothing in frequency domain gives about 0.5-0.7 dB equivalent SNR gain in comparison to scheme without frequency smoothing. Performance of OFDM system without channel tracking is decreased dramatically because of Doppler spread.

## **2. Describe advantage(s) of your invention over what is currently being done.**

- Feedback from the demapper block reduces complexity without significant loss of performance.



- Feedback from the demapper block allows avoiding long delay, concerned with feedback from the decoder.
- Exploiting “block averaging” instead of “moving average” decreases computational burden and economizes memory.
- Equalizer coefficients smoothing in frequency domain improve equalizer performance. (Significant improvement over prior art)
- The scheme is adopted to work with new bit and power loading algorithms.
- Capability to use block codes with long block size with the proposed adaptive equalizer configuration (e.g LDPC, Turbo, Substantial differentiation from the prior art)

3. You MUST include at least one figure illustrating the invention. If the invention relates to software, include a flowchart or pseudo-code representation of the algorithm.





FIG. 1. Structure scheme of the proposed adaptive equalizer.



**FIG. 2. Throughput performance of OFDM system (16-QAM, R=3/4) for Jakes channel model ( $f_d=50$ Hz).**

**4. Value of your invention to Intel (how will it be used?).**

The proposed scheme can be used as a part of OFDM transmitter (in particular, wireless LANs devices either hardware or software, based on IEEE Std 802.11a). It also can be suggested for Intel participation in the development of new next WLANs generation and enhancement of current IEEE Std 802.11a.

**5. Explain how your invention is novel. If the technology itself is not new, explain what makes it different.**

The main differences from previous work is:

- Smoothing the channel estimate both in frequency and in time domain to improve performance.
- Simplified decision-directed feedback – reducing complexity without performance degradation.
- Exploiting “block averaging” instead of “moving average” decreases computational burden and economizes memory.
- Equalizer coefficients smoothing in frequency domain improve equalizer performance.

**6. Identify the closest or most pertinent prior art that you are aware of.**

[1] Funada, R.; Harada, H.; Kamio, Y.; Shinoda, S.; Fujise, M.; A new amplitude and phase compensation scheme under fast fading environment for OFDM packet transmission systems; Vehicular Technology Conference, 2001. VTC 2001 Fall. IEEE VTS 54th, Volume: 4, 2001 Page(s): 2093 -2097 vol.4

In this paper adaptive channel equalizer for OFDM system was proposed. But this scheme exploits sophisticated decision feedback and does not exploit smoothing in frequency domain.

[2] Jakes W. C., Microwave Mobile Communications, John Wiley & sons Inc., New York, 1974.

Channel model used for simulations.

[3] Maltsev A. A., Pudeyev A. V., Sadri A. S., Adaptive Channel Estimation For Orthogonal Frequency Division Multiplexing Systems Or The Like, Patent application P15083 (pending).

Previous disclosure with similar approach to the problem of channel estimation

7. Who is likely to want to use this invention or infringe the patent if one is obtained and how would infringement be detected?

Potential users of this invention are developers of OFDM systems.

**HAVE YOUR SUPERVISOR READ AND FORWARD IT ELECTRONICALLY  
VIA E-MAIL TO "INVENTION DISCLOSURE SUBMISSION"**

DATE: March 7, 2003 SUPERVISOR: Ali Hedayati

**BY APPROVING, I (SUPERVISOR) ACKNOWLEDGE THAT I HAVE READ AND UNDERSTAND THIS  
DISCLOSURE, AND RECOMMEND THAT THE HONORARIUM BE PAID**

Matter #: P16742

Intel Grp Atty: KMS/INTEL

Work Atty: MAP/INTEL

Matter Status: IN PROCESS

**TYPE OF INTEL PATENT APPLICATION FILE**

\*Patent:    **Utility**       **Design**       **Reissue**       **Reexam**       **CPA (C)**       **CIP (X)**       **Divisional (D)**

Title of File: **ADAPTIVE CHANNEL EQUALIZER WITH DECISION DIRECTED FEEDBACK**

**INTEL DISCLOSURE AND FOREIGN FILING INFORMATION**

\*Disclosure number(s): **30545**

\*Product/Process: **OFDM - ORTHOGONAL FREQUENCY DIVISION MULTIPLEXING, IEEE 802.11A**

Intel Committee: **WIRELESS COMMUNICATIONS & CO**

Intel Group: **CTG**

Intel Division: **CITL**

Foreign Filing: **SELECTED**

Direct: **MY; DE; CN; GB**

National Phase: **PCT**

Notes: **P16742 (30545) - OPENED AND ASSIGNED TO MIKE PROKSCH/INTEL PER CASE ASSIGNMENTS FROM JB 4/17/03 - CP.**

**\*INTEL ABSTRACT CODES (Check One or More)**

<input type="checkbox"/> PROCESS (C1)		<input type="checkbox"/> Buses Input/Output Devices	(C5B)	<input type="checkbox"/> General Circuit	(C14)
<input type="checkbox"/> N or P MOS	(C1A)	<input type="checkbox"/> Protocol/CPU Interfacing	(C5C)	<input type="checkbox"/> Peripherals	(C15)
<input type="checkbox"/> Equipment	(C1B)	<input type="checkbox"/> Adder/Multiplier Units	(C5D)	<input type="checkbox"/> ROM	(C16)
<input type="checkbox"/> CMOS	(C1C)	<input type="checkbox"/> Numeric	(C5E)	<input type="checkbox"/> Timing Clocks	(C17)
<input type="checkbox"/> Contacts	(C1D)	<input type="checkbox"/> Video/Graphics	(C5F)	<input type="checkbox"/> Power/Regulation	(C18)
<input type="checkbox"/> Flash	(C1E)	<input type="checkbox"/> Cache/memory Hierarchy/	(C5G)	<input type="checkbox"/> Networks	(C19)
<input type="checkbox"/> GaAs and SOS	(C1F)	<input type="checkbox"/> Memory/Virtual Memory		<input type="checkbox"/> PLD	(C20)
<input type="checkbox"/> Circuit element	(C1G)	<input type="checkbox"/> Memory Management/	(C5H)	<input type="checkbox"/> Compression/Decompression	(C21)
<input type="checkbox"/> Isolation/Insulation	(C1H)	<input type="checkbox"/> Protection/Addressing		<input type="checkbox"/> Video/Graphics/Audio (C22)	
<input type="checkbox"/> BiCMOS	(C1I)	<input type="checkbox"/> Instruction/Inst. Decoding/	(C5I)	<input type="checkbox"/> Algorithm	(C22A)
<input type="checkbox"/> Analysis/Testing	(C1J)	<input type="checkbox"/> Microcoding/Sequencing/		<input type="checkbox"/> System	(C22B)
<input type="checkbox"/> Etching/Planarization	(C1K)	<input type="checkbox"/> Microprogrammed Control		<input type="checkbox"/> Sensor	(C22C)
<input type="checkbox"/> Metal	(C1L)	<input type="checkbox"/> Pipeline/Parallelism	(C5J)	<input type="checkbox"/> Optics	(C22D)
<input type="checkbox"/> Poly silicon	(C1M)	<input type="checkbox"/> Clocking/Clock Generation/	(C5K)	<input type="checkbox"/> 3D	(C22E)
<input type="checkbox"/> Passivation	(C1N)	<input type="checkbox"/> Clock Multiplication		<input type="checkbox"/> Display	(C22F)
<input type="checkbox"/> Masking/Resist	(C1O)	<input type="checkbox"/> Addressing/Addressing	(C5L)	<input type="checkbox"/> Graphics Device	(C22G)
<input type="checkbox"/> Deposition	(C1P)	<input type="checkbox"/> Modes		<input type="checkbox"/> Test Equipment	(C23)
<input type="checkbox"/> Implantation	(C1Q)	<input type="checkbox"/> Vector Processing	(C5M)	<input type="checkbox"/> Video Teleconferencing	(C24)
<input type="checkbox"/> DRAMs (C2)		<input type="checkbox"/> Registers/Files/Stacks	(C5N)	<input type="checkbox"/> Communication	(C25)
<input type="checkbox"/> Sense amp	(C2A)	<input type="checkbox"/> Multiprocessing/Dual	(C5O)	<input type="checkbox"/> Software (C26)	
<input type="checkbox"/> SRAMs (C3)		<input type="checkbox"/> Initialization/Testing/	(C5P)	<input type="checkbox"/> Graphics	(C26A)
<input type="checkbox"/> Sense amp	(C3A)	<input type="checkbox"/> Debugging		<input type="checkbox"/> Audio	(C26B)
<input type="checkbox"/> EPROMs (C4)		<input type="checkbox"/> Program/Program Control/	(C5Q)	<input type="checkbox"/> Compiler	(C26C)
<input type="checkbox"/> P-channel	(C4A)	<input type="checkbox"/> Interrupt/Status/Faults		<input type="checkbox"/> Operating System	(C26D)
<input type="checkbox"/> N-channel	(C4B)	<input type="checkbox"/> Exceptions		<input type="checkbox"/> Drivers	(C26E)
<input type="checkbox"/> Flash	(C4C)	<input type="checkbox"/> RISC	(C5R)	<input type="checkbox"/> Other	(C26F)
<input type="checkbox"/> EE	(C4D)	<input type="checkbox"/> Redundancy	(C5S)	<input type="checkbox"/> IAL (C27)	
<input type="checkbox"/> Sense amp	(C4E)	<input type="checkbox"/> SYSTEMS (C6)		<input type="checkbox"/> Internet/WWW Applications	(C27A)
<input type="checkbox"/> Solid-State disk	(C4F)	<input type="checkbox"/> Bus	(C6A)	<input type="checkbox"/> Java Applets	(C27B)
<input type="checkbox"/> Flash Card (PCMCIA)	(C4G)	<input type="checkbox"/> Supercomputers (parallel	(C6B)	<input type="checkbox"/> User Interfaces Consumer	(C27C)
<input type="checkbox"/> Multibit Cell	(C4H)	<input type="checkbox"/> multiprocessors)		<input type="checkbox"/> Appliances Portable	(C27D)
<input type="checkbox"/> Redundancy	(C4I)	<input type="checkbox"/> Compilers	(C6C)	<input type="checkbox"/> Computing	(C27E)
<input type="checkbox"/> Blocking	(C4J)	<input type="checkbox"/> Test Equipment (ICE)	(C6D)	<input type="checkbox"/> Computers (C28)	
<input type="checkbox"/> Write Automation	(C4K)	<input type="checkbox"/> BIOS	(C6E)	<input type="checkbox"/> Java Compilers	(C28A)
<input type="checkbox"/> Minicard	(C4L)	<input type="checkbox"/> PCMCIA (thin removable	(C6F)	<input type="checkbox"/> Java Just-In-Time	(C28B)
<input type="checkbox"/> Camera	(C4M)	<input type="checkbox"/> functionality cards, i.e.,		<input type="checkbox"/> IA64 Compilers	(C28C)
<input type="checkbox"/> FMM	(C4N)	<input type="checkbox"/> memory, modem, network,		<input type="checkbox"/> Optimization	(C28D)
<input type="checkbox"/> Firmware Hub (FWH)	(C4O)	<input type="checkbox"/> etc.)		<input type="checkbox"/> Circuits (C29)	
<input type="checkbox"/> Security	(C4P)	<input type="checkbox"/> Magnetics (bubble	(C7)	<input type="checkbox"/> New Logic Family	(C29A)
<input type="checkbox"/> Smell Block	(C4Q)	<input type="checkbox"/> memories)		<input type="checkbox"/> Data Path	(C29B)
<input type="checkbox"/> FDI	(C4R)	<input type="checkbox"/> Buffers	(C8)	<input type="checkbox"/> Chipsets (C30)	
<input type="checkbox"/> Interface	(C4S)	<input type="checkbox"/> Packaging/Mounting/	(C9)	<input type="checkbox"/> Memory Control	(C30A)
<input type="checkbox"/> Connector	(C4T)	<input type="checkbox"/> Connector		<input type="checkbox"/> Bridging	(C30B)
<input type="checkbox"/> Cell Phone	(C4U)	<input type="checkbox"/> Logic	(C10)	<input type="checkbox"/> Firmware Hub	(C30C)
<input type="checkbox"/> Charge Pump	(C4V)	<input type="checkbox"/> Neural	(C11)	<input type="checkbox"/> Design Tools (C31)	
<input type="checkbox"/> Audio	(C4W)	<input type="checkbox"/> Miscellaneous	(C12)	<input type="checkbox"/> Circuits	(C31A)
<input type="checkbox"/> Microprocessor	(C5)	<input type="checkbox"/> General Memories	(C13)	<input type="checkbox"/> Layout	(C31B)
<input type="checkbox"/> Embedded	(C5A)	<input type="checkbox"/> Redundancy	(C13A)	<input type="checkbox"/> Logic	(C31C)
		<input type="checkbox"/> Rambus-compatible	(C13B)	<input type="checkbox"/> Validation/Test	(C31D)
				<input type="checkbox"/> Low Power	(C31E)

*continued next page..*

\*Mandatory for original patent application. File will not be opened unless mandatory information is provided.

# \*INTEL ABSTRACT CODES (CONTINUED)

__CIRCUIT (C32)		__SWITCH/ROUTER (C41)	
__AD	(C32A)	__ATM	(C41A)
__D/A	(C32B)	__Ethernet	(C41B)
__Amplifier	(C32C)	__MAC	(C41B2)
__OP (Operational)	(C32C2)	__PHY	(C41B3)
__RF (Radio Frequency)	(C32C3)	__Load Balancer	(C41C)
__Isolator	(C32D)	__XML	(C41D)
__Receiver	(C32E)	__Routing	(C41E)
__Jitter Attenuator	(C32E2)	__SECURITY (C42)	
__FM Demodulator	(C32E3)	__Cryptography	(C42A)
__Antenna Interface	(C32E4)	__Smartcard	(C42B)
__Line Driver	(C32F)	__VPN	(C42C)
__PLL	(C32G)	__Access Control	(C42D)
__Frequency Multiplier	(C32G2)	__TELEPHONY (C43)	
__Time Recovery	(C32H)	__Call Control Features	(C43A)
__Filter	(C32I)	__Circuits	(C43B)
__Adaptive	(C32J)	__Fax	(C43C)
__Switched Capacitor	(C32J3)	__ISDN	(C43D)
__Equalizer	(C32J4)	__Bridge	(C43D2)
__Echo Canceller	(C32J5)	__PBX	(C43E)
__Detector	(C32J)	__Video Conferencing	(C43F)
__Signal Generator	(C32K)	__Voice/Speech Processing	(C43G)
__Oscillator	(C32L)		
__TEST	(C32M)		
__BIST (BUILT-IN-TEST)	(C32M2)		
__CODING/MODULATION (C33)			
__Viterbi	(C33A)		
__Block	(C33B)		
__Trellis	(C33C)		
__FM	(C33D)		
__QAM	(C33E)		
__HUB/REPEATER (C34)			
__Ethernet	(C34A)		
__MAC	(C34A2)		
__PHY	(C34A3)		
__Ring	(C34B)		
__MODEM (C35)			
__Cable	(C35A)		
__DSL	(C35B)		
__PSTN	(C35C)		
__Voice and Data	(C35C2)		
__Wireless	(C35D)		
__NETWORK MANAGEMENT (C36)			
__Agent	(C36A)		
__Network Discovery	(C36B)		
__Network Topology	(C36C)		
__Fault Tolerance	(C36C2)		
__Policy Based Management	(C36D)		
__PROXY	(C36E)		
__Software Distribution	(C36F)		
__Virus Protection	(C36G)		
__NETWORK OS (C37)			
__NIC (C38)			
__Architecture	(C38A)		
__Bus Master	(C38A2)		
__ATM	(C38B)		
__Device Driver	(C38C)		
__Ethernet	(C38D)		
__MAC	(C38D2)		
__PHY	(C38D3)		
__Media Attachment	(C38D4)		
__Media Independent Interface	(C38D5)		
__NETWORK PROCESSOR (C39)			
__Multi-threaded	(C39A)		
__Architecture	(C39B)		
__Instruction set	(C39B2)		
__Compiler	(C39C)		
__Bus	(C39D)		
__Memory	(C39E)		
__Micro-architecture	(C39F)		
__Memory Controller	(C39G)		
__Switch	(C39H)		
__Debugging	(C39I)		
__NETWORK COMM. PROTOCOLS (C40)			
__Internet	(C40A)		
__Audio or Video	(C40B)		
__Web Caching	(C40C)		
__Bus Method	(C40D)		
__Wireless	(C40E)		
__Home Networking	(C40F)		
__Phone Line	(C40F2)		
__Power Line	(C40F3)		
__Wireless	(C40F4)		